## CONTENTS

FOREWORD	xvii
PREFACE	xix
INTRODUCTION	xxi
CHAPTER 1: HETEROGENEOUS PARALLEL COMPUTING WITH CUDA	1
Purellel Computing	2
Parallel Computing	2
Parallelism	3
Computer Architecture	4
Heterogeneous Computing	8
Heterogeneous Architecture	9
Paradigm of Heterogeneous Computing	12
CUDA: A Platform for Heterogeneous Computing	14
Hello World from GPU	17
Is CUDA C Programming Difficult?	20
Summary	21
CHAPTER 2: CUDA PROGRAMMING MODEL	23
Introducing the CUDA Programming Model	23
CUDA Programming Structure	25
Managing Memory	26
Organizing Threads	30
Launching a CUDA Kernel	36
Writing Your Kernel	37
Verifying Your Kernel	39
Handling Errors	40
Compiling and Executing	40
Timing Your Kernel	43
Timing with CPU Timer	44
Organizing Parallal Threads	47
Indexing Matrices with Blacks and Threads	49
Summing Matrices with a 2D Grid and 2D Placks	49
Summing Matrices with a 1D Grid and 1D Blocks	53
Summing Matrices with a 2D Grid and 1D Blocks	58

and the party opposited to sharp project, and say in the		10
Managing Devices	the statement was need to reaching as you	60
Using the Runtime API to Query GPU In	formation	61
Determining the Best GPU	in a first developed by book over	03
Using hvidia-smi to Query GPU Informa	tion	03
Summary		64
CHAPTER 3: CUDA EXECUTION MODEL		67
International the CUIDA Excertise Med	a Prisiana sont Suchar and the	17
GPU Architecture Overview	el	0/
GFU Architecture Overview		00
The Kerler Architecture		71
The Repler Architecture		73
Profile-Driven Optimization	Parallel sono engli i nella potencia	/8
Understanding the Nature of Warp Ex	ecution	80
Warps and Thread Blocks		80
Warp Divergence		82
Resource Partitioning	Parablished of Hastano devidence	8/
Latency Hiding		90
Occupancy		93
Synchronization		97
Scalability		98
Exposing Parallelism		98
Checking Active Warps with nvprof	RTER 2: CUDA PROGRAMM	100
Checking Memory Operations with nvp	rof	100
Exposing More Parallelism		101
Avoiding Branch Divergence		104
The Parallel Reduction Problem		104
Divergence in Parallel Reduction		106
Improving Divergence in Parallel Reduct	tion	110
Reducing with Interleaved Pairs		112
Unrolling Loops		114
Reducing with Unrolling		115
Reducing with Unrolled Warps		117
Reducing with Complete Unrolling		119
Reducing with Template Functions		120
Dynamic Parallelism		122
Nested Execution		123
Nested Hello World on the GPU		124
Nested Reduction		128
Summary		132
nd and 1D Blocks		

CHAPTER 4: GLOBAL MEMORY	135
Introducing the CUDA Memory Model	136
Benefits of a Memory Hierarchy	136
CUDA Memory Model	137
Memory Management	145
Memory Allocation and Deallocation	146
Memory Transfer	146
Pinned Memory	148
Zero-Copy Memory	150
Unified Virtual Addressing	156
Unified Memory	157
Memory Access Patterns	158
Aligned and Coalesced Access	158
Global Memory Reads	160
Global Memory Writes	169
Array of Structures versus Structure of Arrays	171
Performance Tuning	176
What Bandwidth Can a Kernel Achieve?	179
Memory Bandwidth	179
Matrix Transpose Problem	180
Matrix Addition with Unified Memory	195
Summary	199
CHAPTER 5: SHARED MEMORY AND CONSTANT MEMORY	203
Introducing CUDA Shared Memory	204
Shared Memory	204
Shared Memory Allocation	206
Shared Memory Banks and Access Mode	206
Configuring the Amount of Shared Memory	212
Synchronization	214
Checking the Data Layout of Shared Memory	216
Square Shared Memory	217
Rectangular Shared Memory	225
Reducing Global Memory Access	232
Parallel Reduction with Shared Memory	232
Parallel Reduction with Unrolling	236
Parallel Reduction with Dynamic Shared Memory	238
Effective Bandwidth	239

Coalescing Global Memory Accesses	239
Baseline Transpose Kernel	240
Matrix Transpose with Shared Memory	241
Matrix Transpose with Padded Shared Memory	245
Matrix Transpose with Unrolling	246
Exposing More Parallelism	249
Constant Memory	250
Implementing a 1D Stencil with Constant Memory	250
Comparing with the Read-Only Cache	253
The Warp Shuffle Instruction	255
Variants of the Warp Shuffle Instruction	256
Sharing Data within a Warp	258
Parallel Reduction Using the Warp Shuffle Instruction	262
Summary	264
CHAPTER 6: STREAMS AND CONCURRENCY	267
Introducing Streams and Events	268
CUDA Streams	269
Stream Scheduling	271
Stream Priorities	273
CUDA Events	273
Stream Synchronization	275
Concurrent Kernel Execution	279
Concurrent Kernels in Non-NULL Streams	279
False Dependencies on Fermi GPUs	281
Dispatching Operations with OpenMP	283
Adjusting Stream Behavior Using Environment Variables	284
Concurrency-Limiting GPU Resources	286
Blocking Behavior of the Default Stream	287
Creating Inter-Stream Dependencies	288
Overlapping Kernel Execution and Data Transfer	289
Overlap Using Depth-First Scheduling	289
Overlap Using Breadth-First Scheduling	293
Overlapping GPU and CPU Execution	294
	295
Stream Callbacks	

CHAPTER 7: TUNING INSTRUCTION-LEVEL PRIMITIVES	299
Introducing CUDA Instructions	300
Floating-Point Instructions	301
Intrinsic and Standard Functions	303
Atomic Instructions	304
Optimizing Instructions for Your Application	306
Single-Precision vs. Double-Precision	306
Standard vs. Intrinsic Functions	309
Understanding Atomic Instructions	315
Bringing It All Together	322
Summary Summary	324
CHAPTER 8: GPU-ACCELERATED CUDA LIBRARIES AND OPENACC	327
Introducing the CUDA Libraries	328
Supported Domains for CUDA Libraries	329
A Common Library Workflow	330
The CUSPARSE Library	332
cuSPARSE Data Storage Formats	333
Formatting Conversion with cuSPARSE	337
Demonstrating cuSPARSE	338
Important Topics in cuSPARSE Development	340
cuSPARSE Summary	341
The cuBLAS Library	341
Managing cuBLAS Data	342
Demonstrating cuBLAS	343
Important Topics in cuBLAS Development	345
cuBLAS Summary	346
The cuFFT Library	346
Using the cuFFT API	347
Demonstrating cuFFT	348
cuFFT Summary	349
The cuRAND Library	349
Choosing Pseudo- or Quasi- Random Numbers	349
Overview of the cuRAND Library	350
Demonstrating cuRAND	354
Important Topics in cuRAND Development	357

CUDA Library Features Introduced in CUDA 6	358
Drop-In CUDA Libraries	358
Multi-GPU Libraries	359
A Survey of CUDA Library Performance	361
cuSPARSE versus MKL	361
cuBLAS versus MKL BLAS	362
cuFFT versus FFTW versus MKL	363
CUDA Library Performance Summary	364
Using OpenACC	365
Using OpenACC Compute Directives	367
Using OpenACC Data Directives	375
The OpenACC Runtime API	380
Combining OpenACC and the CUDA Libraries	382
Summary of OpenACC	384
Summary	384
CHAPTER 9: MULTI-GPU PROGRAMMING	387
Moving to Multiple GPUs	388
Executing on Multiple GPUs	389
Peer-to-Peer Communication	391
Synchronizing across Multi-GPUs	392
Subdividing Computation across Multiple GPUs	393
Allocating Memory on Multiple Devices	393
Distributing Work from a Single Host Thread	394
Compiling and Executing	395
Peer-to-Peer Communication on Multiple GPUs	396
Enabling Peer-to-Peer Access	396
Peer-to-Peer Memory Copy	396
Peer-to-Peer Memory Access with Unified Virtual Addressing	398
Finite Difference on Multi-GPU	400
Stencil Calculation for 2D Wave Equation	400
Typical Patterns for Multi-GPU Programs	401
2D Stencil Computation with Multiple GPUs	403
Overlapping Computation and Communication	405
Compiling and Executing	406
CPU to CPU Data Transfer	409
CPU-to-CPU Data Transfer	410
GFU-to-GFU Data fransier Using fraditional WPI	413

GPU-to-GPU Data Transfer with CUDA-aware MPI Intra-Node GPU-to-GPU Data Transfer with CUDA-Aware MPI Adjusting Message Chunk Size GPU to GPU Data Transfer with GPUDirect RDMA Summary	416 417 418 419 <b>422</b>
CHAPTER 10: IMPLEMENTATION CONSIDERATIONS	425
The CUDA C Development Process APOD Development Cycle Optimization Opportunities CUDA Code Compilation CUDA Error Handling Profile-Driven Optimization Finding Optimization Opportunities Using nvprof Guiding Optimization Using nvvp NVIDIA Tools Extension CUDA Debugging Kernel Debugging Memory Debugging Debugging Summary A Case Study in Porting C Programs to CUDA C Assessing crypt Parallelizing crypt Optimizing crypt Deploying Crypt	426 429 432 437 438 439 443 446 443 446 448 448 456 462 462 463 464 465 472
Summary of Porting crypt Summary	475 <b>476</b>
APPENDIX: SUGGESTED READINGS	477

## INDEX

481

A set of the second set of the second sec