

Contents

Preface iii

Foreword v

1

INTRODUCTION

1

2

DESIGN RULES AND ELECTRICAL PARAMETERS

5

2.1 Geometric Line Key 7

2.1.1 P- Well 8

2.1.2 Active Area 9

2.1.3 Poly 10

2.1.4 P+ 11

2.1.5 N+ 12

2.1.6 Contact 13

2.1.7 Metal 1 14

2.1.8 Via 15

2.1.9 Metal 2 16

2.1.10 Passivation 17

2.2 Electrical Parameters (25°C) 18

3	CELL AND I/O PAD LAYOUT	19
	3.1 Functional Cells 20	
	3.1.1 Design Tips 20	
	3.1.2 Edge Layout Rules 20	
	3.1.3 Terminals 21	
	3.1.4 Bus Structure 21	
	3.2 I/O Pads 27	
	3.2.1 Pad Size 27	
	3.2.2 Terminals 27	
	3.2.3 Bus Structure 27	
	3.2.4 Output Drive 27	
	3.2.5 Input Protection and Guardbanding 27	
4	SSI CELL DESCRIPTION	31
	4.1 Page 1 32	
	4.1.1 Terminal Information 32	
	4.1.2 Truth Table 33	
	4.1.3 Logic Diagrams and Symbols 33	
	4.1.4 Worst Case Delay Information 33	
	4.1.5 Logic Equations 33	
	4.1.6 Notes 33	
	4.2 Page 2 33	
	4.3 Page 3 33	
	4.3.1 Output Characteristic Equations 34	
	4.3.2 Equations 34	
	4.3.3 Voltage Table 34	
	4.4 Page 4 34	
	4.5 Additional Pages 35	
	4.6 Last Page 35	
5	MSI CELL DESCRIPTION	37
	5.1 Cell Structure 38	
	5.2 Terminal Names 38	

	5.3 Double-Level Metal 38	
	5.4 n-Bit Functions 39	
	5.5 Characterization 39	
	5.5.1 Conditions 39	
	5.5.2 Delay Time 39	
	5.5.3 Transition Time 39	
	5.5.4 Set-up Time 39	
	5.5.5 Hold Time 40	
	5.6 Extrapolation 40	
	5.6.1 Temperature 40	
	5.6.2 Series Resistance 40	
	5.6.3 All Conditions 41	
6	CELL CHARACTERIZATION PLAN	43
	6.1 Definitions 44	
	6.1.1 Electrical Parameters/Device Modeling Parameters 44	
	6.1.2 Output Loading 44	
	6.1.3 Transition Time 46	
	6.1.4 Output Delay and Transition Time 46	
	6.2 Output Cases 46	
	6.3 Equations 46	
	6.4 Output Characteristic Equations 46	
	6.5 Voltage Table 47	
	6.6 Special Cases 47	
	6.6.1 Transmission Gate (T-Gate) Cells 47	
	6.6.2 SET/RESET Register Cells (Latches) 48	
	6.6.3 Register Cells 48	
7	CELL USER'S GUIDE	53
	7.1 Delay and Transition Time versus Capacitive Loading Curve 54	
	7.2 Characteristic Equations 54	
	7.3 Loading Reduction Example 55	
	7.4 Timing Analysis Example 56	

8**LOGICV APPENDIX****61****8.1 Cells with High Impedance State 62**

- 8.1.1 1340 Tri-State Buffer 62
- 8.1.2 1370 Transmission Gate 62
- 8.1.3 1430 Pull-Up 64
- 8.1.4 1440 Pull-Down 65
- 8.1.5 9650 and 9660 N-Channel Buffer 66
- 8.1.6 9670 and 9680 Tri-State I/O Pad 67
- 8.1.7 9710 and 9720 Tri-State Output Pad 68

9**STACKABLE SHIFT REGISTER CELL IMPLEMENTATION****69****9.1 Basic Cell Description 70**

- 9.1.1 2900 70
- 9.1.2 2910 70
- 9.1.3 2920 71
- 9.1.4 2930 71
- 9.1.5 2940 71

9.2 Special Notes Applicable to 2900 Series Cells 71

10**CHIP LEVEL DESIGN RULES LAYOUT****73****10.1 Cell and Pad Placement 74****10.2 Bus Structure 74****10.3 Power Distribution 75****10.4 Cell Interconnect 77****10.5 Miscellaneous 79**

11**SSI CELL DATA PAGES****81**

12**MSI CELL DATA PAGES****485**