

Contents

Preface	vii
Part I Hardware Modelling using Petri Nets	
1	
Comprehensive Causal Specification of Asynchronous Controller and Arbiter Behaviour	3
<i>Ralf Wollowski and Jochen Beister</i>	
2	
Complementing Role Models with Petri Nets in Studying Asyn- chronous Data Communications	33
<i>Fei Xia and Ian Clark</i>	
3	
Petri Net Representations of Computational and Communication Operators	51
<i>David H. Schaefer and James H. Sosa</i>	
Part II Model Analysis and Verification for Asynchronous Design	
4	
Properties of Change Diagrams	77
<i>Uwe Schwiegelshohn and Lothar Thiele</i>	
5	
LTrL-based Model Checking for a Restricted Class of Signal Tran- sition Graphs	93
<i>R. Meyer and P.S. Thiagarajan</i>	
6	
A Polynomial Algorithm to Compute the Concurrency Relation of a Regular STG	107
<i>Andrei Kovalyov</i>	

Part III Theory and Practice of Petri Net Based Synthesis

7	Synthesis of Synchronous Digital Systems Specified by Petri Nets	129
	<i>Norian Marranghello, Jaroslaw Mirkowski and Krzysztof Bilinski</i>	
8	Deriving Signal Transition Graphs from Behavioral Verilog HDL	151
	<i>Ivan Blunno and Luciano Lavagno</i>	
9	The Design of the Control Circuits for an Asynchronous Instruction Prefetch Unit Using Signal Transition Graphs	171
	<i>Suck-Heui Chung and Steve Furber</i>	

Part IV Hardware Design Methods and Tools

10	Electronic System Design Automation Using High Level Petri Nets	193
	<i>Patrik Rokyta, Wolfgang Fengler and Thorsten Hummel</i>	
11	An Evolutionary Approach to the Use of Petri Net based Models	205
	<i>Ricardo J. Machado, João M. Fernandes, António J. Esteves and Henrique D. Santos</i>	
12	Modelling and Implementation of Petri Nets Using VHDL	223
	<i>Dave Prothero</i>	

Part V Architecture Modelling and Performance Analysis

13	Performance Analysis of Asynchronous Circuits and Systems using Stochastic Timed Petri Nets	239
	<i>Aiguo Xie and Peter A. Beerel</i>	
14	Performance Analysis of Dataflow Architectures Using Timed Coloured Petri Nets	269
	<i>B.R.T.M. Witlox, P. van der Wolf, E.H.L. Aarts and W.M.P. van der Aalst</i>	
15	Modeling a Memory Subsystem with Petri Nets: a Case Study	291
	<i>Matthias Gries</i>	
16	Performance Modeling of Multithreaded Distributed Memory Architectures	311
	<i>Wlodek M. Zuberek</i>	