Contents

Preface vii

Part I Hardware Modelling using Petri Nets

1
Comprehensive Causal Specification of Asynchronous Controller and Arbiter Behaviour 3
Ralf Wollowski and Jochen Beister

2
Complementing Role Models with Petri Nets in Studying Asynchronous Data Communications 33
Fei Xia and Ian Clark

3
Petri Net Representations of Computational and Communication Operators 51
David H. Schaefer and James H. Sosa

Part II Model Analysis and Verification for Asynchronous Design

4
Properties of Change Diagrams 77
Uwe Schwiegelshohn and Lothar Thiele

5
LTrL-based Model Checking for a Restricted Class of Signal Transition Graphs 93
R. Meyer and P.S. Thiagarajan

6
A Polynomial Algorithm to Compute the Concurrency Relation of a Regular STG 107
Andrei Kovalyov

Part III Theory and Practice of Petri Net Based Synthesis

7
Synthesis of Synchronous Digital Systems Specified by Petri Nets 129
Norian Marranghello, Jaroslaw Mirkowski and Krzysztof Bilinski

8
Deriving Signal Transition Graphs from Behavioral Verilog HDL 151
Ivan Blunno and Luciano Lavagno

9
The Design of the Control Circuits for an Asynchronous Instruction Prefetch Unit Using Signal Transition Graphs 171
Suck-Heui Chung and Steve Furber

Part IV Hardware Design Methods and Tools

10
Electronic System Design Automation Using High Level Petri Nets 193
Patrik Rokyta, Wolfgang Fengler and Thorsten Hummel

11
An Evolutionary Approach to the Use of Petri Net based Models 205
Ricardo J. Machado, João M. Fernandes, António J. Esteves and Henrique D. Santos

12
Modelling and Implementation of Petri Nets Using VHDL 223
Dave Prothero

Part V Architecture Modelling and Performance Analysis

13
Performance Analysis of Asynchronous Circuits and Systems using Stochastic Timed Petri Nets 239
Aiguo Xie and Peter A. Beerel

14
Performance Analysis of Dataflow Architectures Using Timed Coloured Petri Nets 269
B.R.T.M. Witlox, P. van der Wolf, E.H.L. Aarts and W.M.P. van der Aalst

15
Modeling a Memory Subsystem with Petri Nets: a Case Study 291
Matthias Gries

16
Performance Modeling of Multithreaded Distributed Memory Architectures 311
Wlodek M. Zuberek