

CONTENTS

LIST OF ABBREVIATIONS

PREFACE

Chapter 1 INTRODUCTION

Ondřej Novák, Raimund Ubar

1.1	Technical diagnostics	18
1.2	Book content	20
1.3	Guide to the book	22
1.3	Recommended reading	22

Chapter 2 DEFECTS, FAULTS, FAULT MODELS

Elena Gramatová, Raimund Ubar, Witold Pleskacz, Mária Fischerová

2.1	Classification of faults	26
2.2	Defects, faults, errors – definitions	27
2.3	Functional fault model	41
2.4	Probabilistic defect modelling	51
2.5	High-level fault models	74
2.6	Memory faults	82

Chapter 3 TEST GENERATION TECHNIQUES AND ALGORITHMS

Raimund Ubar, Elena Gramatová, Mária Fischerová

3.1	Logic-level test generation	99
3.2	High-level test generation	119
3.3	Fault simulation	140
3.4	Fault diagnosis and fault location	151
3.5	Test generation for RAMs	158

Chapter 4 DESIGN FOR TESTABILITY

*Zdeněk Plíva, Ondřej Novák, Zbyněk Mader, Zdeněk Kotásek, Josef Strnadel,
Elena Gramatová, Marcel Baláž*

4.1	Design for testability – an Introduction	176
4.2	Ad-hoc methods	179

4.3	Scan design techniques	181
4.4	Multiple scan chain	186
4.5	Random access scan	187
4.6	Partial scan design	189
4.7	Boundary-scan design	198
4.8	DFT for memory testing	213
4.9	System on chip (SOC) testing	215
4.10	IEEE P 1500 standard	219
4.11	P 1500 compatible architecture example	220

Chapter 5 BIST BUILT-IN SELF TEST

*Ondřej Novák, Vladimír Drábek, Andrzej Hławiczka,
Krzysztof Gucwa, Tomasz Garbolino*

5.1	Motivation for BIST	227
5.2	Automata used in BIST	230
5.3	Design of test pattern generators	243
5.4	Output response analysers	267
5.5	BIST architecture	286
5.6	BIST – Conclusion	294

Chapter 6 ANALOG TEST AND DIAGNOSIS

Sergey G. Mosin

6.1	Introduction	302
6.2	Structural testing	303
6.3	Functional testing	310
6.4	Functional diagnostics	325

Chapter 7 I_{DDQ} TESTING

Viera Stopjaková

7.1	Introduction	334
7.2	Principle of I_{DDQ} testing	335
7.3	I_{DDQ} test requirements	338
7.4	Built-in current testing	340
7.5	Effectiveness of I_{DDQ} testing	344
7.6	Limitations of I_{DDQ} testing	347

7.7	Delta I_{DDQ} testing	351
7.8	Conclusion	352

Appendix 1 – TESTING TOOLS

A1.1	Applet for logic level test generation and diagnostics	361
A1.2	Applet on register level design and design for test	363
A1.3	Applet on the boundary scan standard IEEE 1149.1 (JTAG)	364
A1.4	Scan educational tool	366
A1.5	Compass – Compressed pattern sequencer	367
A1.6	Applet on wrapper application	369
A1.7	Applet on BIST architecture application	370
A1.8	Applet on BIST architecture application to memory	372
A1.9	Turbo Tester: Edif to ISCAS/SSBDD interface	373
A1.10	Turbo Tester: ATPG tools	374
A1.11	Turbo Tester: Built-in self-test simulator	376
A1.12	Turbo Tester: Fault simulation tools	377
A1.13	Turbo Tester: Test set optimization	378
A1.14	ATPG tool for voltage and I_{DDQ} testing	379

Appendix 2 – PHILOSOPHY AND OVERVIEW OF DFT TOOLS FROM MENTOR GRAPHICS

A2.1	Highest test quality at lowest test cost	380
A2.2	Mentor Graphics tools for built-in self test	380
A2.3	Mentor Graphics tools for boundary scan	381
A2.4	Description of individual DFT tools	383

Appendix 3 – THE EDUCATIONAL INTEGRATED CIRCUITS

A3.1	Defsim – The educational integrated circuit for defect simulation	390
A3.2	Test access circuit for education	393

INDEX

		396
--	--	-----