

Contents

Part 1: Basics	1
1 The main components of a PC	1
1.1 The computer and peripherals	1
1.2 Inside the personal computer	2
1.2.1 How to open the case	3
1.2.2 Protecting yourself against electric shocks	4
1.2.3 Data flow inside the PC	6
1.2.4 The motherboard	7
1.2.5 Graphics adapters and monitors	12
1.2.6 Drive controllers, floppies and hard disk	14
1.2.7 CD-ROM, CD-R and CD-RW	17
1.2.8 Parallel ports and printers	19
1.2.9 Serial ports and modems	20
1.2.10 Network adapters and LANs	22
1.2.11 CMOS RAM and realtime clock	24
1.2.12 Keyboard	26
1.2.13 Mice and other pointing devices	27
1.2.14 The power supply	29
1.3 Documentation	33
1.4 Looking after data and users	33
1.5 The operating system, BIOS, and memory organization	34
1.5.1 Is everything better with windows?	39
1.5.2 Windows and what it can do to hardware devices	45

Part 2: The PC's microprocessors	53
---	-----------

2 Introduction to microprocessor technology	53
2.1 The field-effect transistor	53
2.2 Basics of machine-related information representation	57
2.2.1 Decimal and binary systems	57
2.2.2 ASCII code	58
2.2.3 Negative integers and two's complement	59
2.2.4 Hexadecimal numbers	60
2.2.5 BCD numbers	60
2.2.6 Little endian format and Intel notation	61

2.3	Logic gates	61
2.3.1	Basic logical elements	62
2.3.2	CMOS inverters as low-power components	64
2.3.3	An example: 1-bit adder	66
2.4	The CPU as the core of all computers	67
3	Everything began with the ancestor 8086	69
3.1	Pins and signals in the 8086	69
3.2	8086 operating modes and the 8288 bus controller	74
3.3	8086 real mode	75
3.4	Accessing the memory	75
3.5	Word boundaries	78
3.6	Accessing the I/O address space	78
3.7	8086 reset	79
3.8	The 8088	79
3.9	The 80186/88	81
4	Downwards compatibility – the 80286	82
4.1	Pins and signals in the 80286	82
4.2	The 80286 registers	85
4.3	80286 protected mode	86
4.3.1	80286 memory management registers	86
4.3.2	80286 segment descriptors	87
4.3.3	80286 segment and access types	88
4.3.4	Multitasking, 80286 TSS, and the 80286 task gate	89
4.3.5	80286 Protection for I/O address space	90
4.4	80286 Bus cycles and pipelining	90
4.5	Word boundaries	91
4.6	80286 reset	92
5	Introduction to the world of 32-bit computing – the 80386	94
5.1	Pins and signals in the 80386	94
5.2	Access to physical memory and the ports	99
5.2.1	Bus cycle for read access	100
5.2.2	Bus cycle for write access	102
5.2.3	Wait states	103
5.2.4	Address pipelining or pipelined addressing	105
5.2.5	Double word boundary	106
5.2.6	Special cycles	108
5.2.7	Data bus and write data duplication	109
5.2.8	I/O address space and the peripherals	110
5.2.9	I/O addressing	111
5.2.10	I/O cycles	112
5.3	Registers	113
5.3.1	Registers overview	114
5.3.2	Segmenting	114

5.3.3	General purpose and segment registers	117
5.3.4	Flags	122
5.3.5	Control and memory management registers	125
6	Programming and operating types	128
6.1	Code segment and instruction counter	128
6.2	Stack segment and stack pointer	130
6.3	Data segment DS and addressing	131
6.4	Addressing types and instruction coding	132
6.4.1	Programming at processor level: mnemonics and the assembler	132
6.4.2	Addressing types	133
6.4.3	Instruction coding	134
6.4.4	Loading instructions and prefetching	136
6.5	Real mode, high memory area, and HIMEM.SYS	137
6.6	Interrupts and exceptions	139
6.6.1	Software interrupts	140
6.6.2	Hardware interrupts	142
6.6.3	Exceptions	143
6.7	Protected Mode	144
6.7.1	Segment selectors, segment descriptors, and privilege levels	145
6.7.2	Global and local descriptor tables	150
6.7.3	Switching into protected mode	153
6.7.4	Memory addressing in protected mode	154
6.7.5	Control transfer and call gates	155
6.7.6	Interrupt descriptor table	159
6.7.7	Multitasking, TSS, and task gates	160
6.7.8	Protecting the I/O address space	164
6.7.9	Protected mode exceptions and protection mechanisms	167
6.8	Paging	169
6.8.1	Logical, linear, physical addressing, and paging	169
6.8.2	Page Directory, page tables, and page frames	171
6.8.3	Test registers TR6 and TR7	175
6.9	Virtual 8086 mode	177
6.9.1	Virtual machines and virtual 8086 monitors	177
6.9.2	Addresses in virtual 8086 mode	178
6.9.3	Entering and leaving virtual 8086 mode	178
6.9.4	Tasks in virtual 8086 mode	179
7	Quick buffering: caching	184
7.1	Cache principle and cache strategies	184
7.2	Cache organization and associative memory (CAM)	187
7.3	Cache hit determination and optimum cache size	189
7.4	Replacement strategies	192
7.5	On-chip and second-level caches	193

7.6	Cache consistency and the MESI protocol	194
7.6.1	The four MESI states	194
7.6.2	MESI state transitions	196
7.6.3	L2 cache sub-systems and the MESI cache consistency protocol	198
7.7	Pipelined burst cache	200
8	All in one – the i486	201
8.1	Pins and signals of the i486	202
8.2	Internal structure of the i486	208
8.3	RISC or CISC	210
8.3.1	Microcoding	211
8.3.2	Back to basics	214
8.3.3	RISC characteristics at hardware level	215
8.3.4	RISC characteristics at software level	221
8.4	The pipeline	223
8.5	The on-chip cache	225
8.6	Differences and common attributes of i486 and 80386/80387	228
8.6.1	Differences in register structures	228
8.6.2	Differences in memory management	230
8.6.3	i486 reset	231
8.6.4	i486 real mode	231
8.6.5	i486 protected mode	232
8.6.6	i486 virtual 8086 mode	232
8.6.7	Integer core and floating-point unit	232
8.6.8	FPU exceptions	233
8.6.9	Translation lookaside buffer (TLB)	233
8.7	The i486 bus	233
8.7.1	Burst cycles	234
8.7.2	Special cycles	235
8.7.3	Invalidation cycles	236
8.8	Test functions	236
8.8.1	BIST internal self-test	237
8.8.2	Testing the TLB	237
8.8.3	Testing the on-chip cache	238
8.8.4	Tristate test mode	240
8.8.5	JTAG boundary scan test	240
8.9	The i486's address space	245
9	Coprocessors and 386/486 CPU clones	246
9.1	Mathematical coprocessors	246
9.1.1	Numbers game – the representation of floating-point numbers	248
9.1.2	The standard – IEEE formats	251
9.1.3	Functionality and structure	253
9.1.4	80387 exceptions	260
9.1.5	Protected mode and memory images of instruction and data pointers	261

9.2	386 processor derivatives and clones	263
9.2.1	Cutting down: the SX variants of the processors	263
9.2.2	386 CPUs from other manufacturers	265
9.2.3	Cyrix 386 processors (486xLC)	267
9.2.4	Overview of 386 and 486 CPUs	268
9.3	486 Processor derivatives and clones	269
9.3.1	i486SX and i487SX	270
9.3.2	i486SX upgrade: the i487SX	272
9.3.3	i486DX2 processors with internal frequency doubling	275
9.3.4	The i486DX4	278
9.3.5	Other 486 CPUs	284
10	The Pentium	288
10.1	Pins and signals	289
10.2	The internal structure of the Pentium	303
10.2.1	The integer pipelines u and v	305
10.2.2	Instruction pairing in the integer pipelines	308
10.2.3	The floating-point pipeline	312
10.2.4	Serializing instruction execution	314
10.2.5	Dynamic branching prediction and branch prediction logic	315
10.2.6	The Pentium on-chip caches	317
10.3	Pentium compatibility	321
10.3.1	Extensions to the Pentium registers	322
10.3.2	Model-specific registers	324
10.3.3	Feature control register TR12	325
10.3.4	Pentium real mode	326
10.3.5	Pentium protected mode	327
10.3.6	Pentium virtual 8086 mode	327
10.3.7	Paging on the Pentium	329
10.3.8	Debug extensions	330
10.3.9	Pentium reset, Pentium init, and self-test	330
10.3.10	CPU identification with CPUID	333
10.3.11	New Pentium exceptions	334
10.4	The Pentium bus	334
10.4.1	Single transfer cycles	335
10.4.2	Burst cycles	335
10.4.3	Pentium address pipelining	338
10.4.4	Special bus cycles	339
10.4.5	Query cycles and internal snooping	340
10.4.6	Pentium internal bus buffers	341
10.5	Pentium system management mode	341
10.5.1	SMM RAM structure	342
10.5.2	Program execution in system management mode	344
10.5.3	Returning from system management mode	344

10.6	Code optimization	Optimizing processor performance and memory access	344
10.6.1	Simple straightforward optimization	Software optimization	345
10.6.2	Optimization with performance monitoring	Performance monitoring	347
10.7	Pentium test functions	Processor testing and diagnosis	350
10.7.1	Pentium JTAG boundary scan test	JTAG boundary scan test	350
10.7.2	Detecting internal errors	Processor error detection	352
10.7.3	Detecting bus faults	Processor bus errors	352
10.7.4	Execution tracing	Processor tracing	353
10.7.5	Hardware debug support and probe mode	Processor debug	354
10.7.6	Machine check exception	Processor errors	354
10.8	Pentium I/O address space	Processor address space	355
10.9	Dual processing		355
10.9.1	General dual-processing structure with two Pentiums	Processor architecture	355
10.9.2	Bus arbitration	Processor bus arbitration	356
10.9.3	Cache consistency	Processor cache consistency	357
10.9.4	On-chip APICs	Processor APICs	358
10.10	A third-generation Pentium – MMX	Processor technology	359
10.10.1	Pins and signals	Processor pins and signals	360
10.11	MMX technology	Processor technology	361
10.11.1	SIMD and MMX data types	Processor SIMD and MMX	362
10.11.2	MMX registers	Processor MMX registers	363
10.11.3	MMX instructions	Processor MMX instructions	364
11	Pentium-compatible microprocessors		365
11.1	CPUs from cyrix	Cyrix processor family	365
11.1.1	The Cyrix 6x86	Cyrix 6x86 processor	365
11.1.2	The Cyrix 6x86MX	Cyrix 6x86MX processor	385
11.2	CPUs from AMD	AMD processor family	386
11.2.1	The K5 – 5 _K 86	AMD K5 processor	387
11.2.2	The AMD K6	AMD K6 processor	399
11.2.3	AMD K6 II and AMD K6 III with Super Socket 7	AMD K6 II and K6 III processor	400
11.3	IDT WinChip C6	IDT WinChip C6 processor	402
11.4	CPU Overview and settings	CPU overview and settings	403
12	Pure 32-bit technology – the Pentium Pro		405
12.1	Pins and signals	Processor pins and signals	406
12.2	Internal structure	Processor internal structure	421
12.2.1	Functional units of the Pentium Pro	Processor functional units	421
12.2.2	Instruction pool and micro-ops	Processor instruction pool	422
12.2.3	L1 and L2 caches	Processor L1 and L2 caches	424
12.3	Pentium Pro features	Processor features	425
12.3.1	Instructions	Processor instructions	425
12.3.2	Control functions in CR4	Processor CR4 control	426
12.3.3	The 36-bit address bus	Processor 36-bit address bus	428
12.3.4	Global pages	Processor global pages	429

12.4	Model-specific registers	430
12.4.1	Memory type range registers (MTTR)	432
12.4.2	Configuration registers	437
12.4.3	Machine check architecture	439
12.4.4	Performance monitoring	439
12.4.5	Model-specific registers for debug support	442
12.5	Reset and power-on configuration	444
12.6	The Pentium Pro's bus	446
12.6.1	Bus phases	446
12.6.2	Bus arbitration	448
12.6.3	Deferred transactions	450
12.6.4	Bus pipelining and Pentium Pro Bursts	451
12.7	Multiprocessing	452
12.8	CPUID	452
13	Pentium II, Pentium III, and Celeron	455
13.1	Pentium II	455
13.1.1	Pins and signals	456
13.1.2	The Pentium II bus (GTL+)	462
13.2	The Celeron	464
13.2.1	Pins and signals	464
13.2.2	The Celeron for the Socket 370	465
13.3	The Pentium III	465
13.3.1	Family members	467
13.3.2	Pentium III for the Socket 370	467
13.3.3	Pins and signals	468
13.4	The Celeron III	470
13.5	The Cyrix III	471
13.6	CPU Settings	471
14	The Athlon	473
14.1	The bus protocol	475
14.2	Pins and signals	475
14.3	Internal structure	484
14.4	Athlons for Socket A	485
14.4.1	Pins and signals	486
Part 3: Memory, chipsets, and support chips	491	
15	Memory chips: the computer's memory	491
15.1	Small and cheap: DRAM	491
15.1.1	Structure and operation principle	493
15.1.2	Reading and writing data	495
15.1.3	Semiconductor layer structures	499

15.1.4	Refreshing the DRAM	501
15.1.5	DRAM chip organization	503
15.1.6	DRAM chip operating modes	504
15.2	Memory modules	510
15.2.1	Parity	513
15.2.2	DIM modules	513
15.2.3	Synchronous dynamic RAM: SDRAM and DDR RAM	516
15.2.4	Synchronous graphic RAM: SGRAM	517
15.2.5	RAMBus	517
15.3	Fast and expensive: SRAM	519
15.3.1	The flip-flop	520
15.3.2	Accessing SRAM memory cells	522
15.3.3	Typical SRAM	522
15.4	Long-term memory: ROMs, EPROMs, and other memory	523
15.4.1	ROM	524
15.4.2	EPROM	524
15.4.3	EEPROM	526
15.4.4	Flash memory	527
16	Chipsets	533
16.1	486 PCI chipset	533
16.2	Intel Pentium chipsets for Socket 7	535
16.3	Alternative Socket 7 chipsets	539
16.4	Pentium Pro and Pentium II chipsets	541
16.5	Pentium II, Pentium III, and Celeron chipsets	545
16.5.1	Intel 810 chipset: Whitney	546
16.5.2	Intel 820 chipset: Camino	549
16.5.3	Intel 840 chipset: Carmel	551
16.5.4	Intel 815 chipset: Solano	551
16.5.5	Chipsets from different manufacturers	552
16.6	Athlon chipsets	553
16.7	A brief overview	555
17	Hardware interrupts and DMA	557
17.1	Hardware interrupts and the programmable interrupt controller (PIC)	557
17.1.1	Interrupt-driven data exchange and polling	557
17.1.2	Pins and signals of the 8259A	559
17.1.3	Internal structure and interrupt acknowledge sequence	560
17.1.4	Cascading	563
17.1.5	Initialization and programming	565
17.1.6	Masking NMIs	573
17.1.7	Multiprocessor interrupt subsystem	575
17.2	Direct memory access with peripherals and memory	577
17.2.1	Standard 8237A DMA chip	579

18 CMOS RAM and realtime clock	602
18.1 Structure and programming	603
18.1.1 Access via BIOS	612
18.1.2 Access via the address and data register	612
19 The timer and other peripheral chips	614
19.1 The programmable interval timer	614
19.1.1 Pins and signals	616
19.1.2 Programming the 8253/8254	618
19.1.3 System clock	626
19.2 Motherboard peripheral units	629
19.2.1 Super I/O controller	630
19.2.2 Supervisory chips	631
Part 4: Personal computer architectures and bus systems	635
20 The 8-bit PC/XT architecture	635
20.1 The components and how they work together	635
20.2 DMA architecture	640
20.2.1 8-bit channels	641
20.2.2 Memory refresh	642
20.2.3 Memory to memory transfer	643
20.3 I/O channel and bus slots	643
21 16-bit architecture	647
21.1 The components and how they work together	647
21.2 DMA architecture	653
21.2.1 8-bit and 16-bit channels	653
21.2.2 Memory refresh	655
21.2.3 Memory to memory transfers	655
21.3 I/O channel and bus slots	656
21.4 AT bus frequencies and the ISA bus	660
22 EISA architecture	662
22.1 EISA bus structure	663
22.2 Bus arbitration	665
22.3 DMA architecture	666
22.4 Interrupt subsystem	668
22.5 EISA timer and failsafe timer	670
22.6 I/O address space	670
22.7 CMOS-RAM	671
22.8 EISA adapters and automatic configuration	675
22.9 EISA slots	675
22.10 EISA signals	677

23 Microchannel	682
23.1 MCA bus structure	682
23.2 Bus arbitration	684
23.3 Memory system	686
23.4 DMA	687
23.5 Interrupts	687
23.6 MCA timer and failsafe timer	687
23.7 I/O ports and I/O address space	688
23.8 MCA adapters and automatic configuration	689
23.9 MCA slots	692
23.10 MCA signals	694
24 The VESA local bus (VLB)	701
24.1 VLB bus structure	701
24.2 Bus cycles	703
24.2.1 Burst cycles	704
24.2.2 16-bit transfers	704
24.2.3 64-bit transfers	705
24.2.4 Support for write-back caches	707
24.3 Bus arbitration	708
24.4 DMA and interrupts	708
24.5 I/O address space	709
24.6 VLB slots	709
24.7 VLB signals	710
24.7.1 Standard 32-bit section	711
24.7.2 64-bit expansion	714
25 The PCI bus	715
25.1 PCI bus structure	716
25.2 Bus cycles	718
25.3 Bus arbitration	723
25.4 DMA and bus mastering	724
25.4.1 Scatter gather bus mastering	725
25.5 Interrupts	726
25.6 I/O address space	727
25.7 Configuration address space	729
25.8 PCI slots	736
25.9 PCI signals	739
25.9.1 Standard 32-bit section	739
25.9.2 64-bit expansion	743
25.10 PCI-specific BIOS routines	744
25.10.1 The interface to the BIOS	746
25.10.2 The function <i>pci_bios_present</i>	747
25.10.3 The function <i>find_pci_device</i>	748

25.10.4	The function <i>find_pci_class_code</i>	750
25.10.5	The function <i>read_configuration_area</i>	751
25.10.6	A universal PCI unit	752
26	ISA Plug&Play	773
26.1	What does Plug&Play mean here?	773
26.2	The configuration mechanism	774
26.2.1	Linear feedback shift register	777
26.2.2	Isolation protocol	779
26.3	The ISA Plug&Play register	780
26.4	How to access ISA Plug&Play devices	784
27	Accelerated graphics port and 3-D graphics	786
27.1	AGP structure	786
27.2	AGP signals	788
27.3	AGP slots	793
27.4	AGP transfers	794
27.5	3-D graphics with the AGP	795
27.5.1	How the CPU and 3-D chips work together	798
Part 5: Mass storage and its interfaces		
28	Floppies and floppy drives	802
28.1	Ferromagnetism and induction: the basis of magnetic data recording	802
28.1.1	Diamagnetism and paramagnetism	802
28.1.2	Ferromagnetism	803
28.1.3	Induction	806
28.2	Floppies and floppy drives: their structure and how they work	806
28.3	Physical organization of floppies	812
28.4	Logical organization of floppies and hard disks under DOS	815
28.4.1	Logical sectors	815
28.4.2	Partitions	816
28.4.3	The boot sector	819
28.4.4	The root directory	821
28.4.5	Subdirectories	825
28.4.6	The file allocation table (FAT)	827
28.5	Integration: controller and disk drives	831
28.5.1	Do diskette drives have a terminating resistor?	834
28.5.2	The emergence of ghost directories	835
28.6	Recording formats and CRC	835
28.6.1	Sector layout	836
28.6.2	FM and MFM	838
28.6.3	CRC: nothing can hide from me	841
28.6.4	For the seriously interested: some amazing features of CRC code	846

28.7	Programming floppy drives	849
28.7.1	Access via BIOS interrupt INT 13h	853
28.8	The disk drive controller and its registers	857
28.8.1	Floppy controller registers	858
28.8.2	Commands and command phases	861
28.8.3	Specifying drive parameters	869
28.8.4	Error recovery strategy	870
29	Hard disks	871
29.1	Structure and functionality of hard disks	871
29.1.1	Disks	873
29.1.2	Heads	874
29.1.3	Actuators with a stepper or linear motor	876
29.1.4	Air filtering and ventilation	880
29.1.5	Interleaving	881
29.1.6	A few notes on hard disk data	882
29.2	Recording formats	886
29.2.1	MFM and RLL	886
29.2.2	Translating and zone recording	888
29.2.3	Using FORMAT for high-level formatting of hard disks	889
29.2.4	Low-level formatting and bad-sector mapping	890
29.3	Hard disk interfaces	890
29.3.1	ST412/506 interfaces and the connection between the drive and controller	890
29.3.2	The ESDI interface	893
29.3.3	Drives with IDE, AT bus, or ATA interface	893
29.3.4	Enhanced IDE	906
30	SCSI	911
30.1	SCSI bus and connection to the PC	911
30.1.1	Bus phases and messages	914
30.2	Programming and command phases	920
30.3	The different SCSI standards	929
30.3.1	SCSI-I and CCS	929
30.3.2	SCSI-II	930
30.3.3	SCSI-III	931
30.3.4	Fast SCSI	931
30.3.5	Wide SCSI	931
30.3.6	Differential SCSI	932
30.3.7	Ultra SCSI	932
30.3.8	Ultra 2 SCSI	933
30.3.9	Ultra 160 SCSI	933
31	Optical mass storage	935
31.1	CD-ROM	935
31.1.1	ATAPI	938

31.2	CD-R and CD-R/W	940
31.2.1	CD-RW and phase change technology	940
31.3	Magneto-optical drives	941
31.4	Digital versatile disk	943
31.4.1	DVD drives	945
31.4.2	Video and regional codes	946
Part 6: External and peripheral devices		949
32	The parallel port	949
32.1	Primary task: printing	950
32.1.1	Printing via BIOS interrupt INT 17h	951
32.1.2	Structure, functionality, and connecting to printers	953
32.1.3	Programming the registers directly	956
32.2	General assignment and usage	959
32.3	The improved parallel port: IEEE-1284	962
33	The serial port	968
33.1	Serial and asynchronous data transfer	968
33.2	RS-232C interface	972
33.3	Connection to printers and the nullmodem	979
33.4	Access via DOS	982
33.5	Access via the BIOS	983
33.6	UARTS 8250/16450/16550	986
34	The keyboard, mouse, and joystick	1004
34.1	The keyboard	1004
34.1.1	Structure and functionality of keyboards	1004
34.1.2	Scan codes: a keyboard map	1006
34.1.3	Keyboard access via DOS	1010
34.1.4	Keyboard access via the BIOS	1011
34.1.5	Programming the keyboard directly via ports	1017
34.2	The mouse	1028
34.2.1	Structure and functionality	1028
34.2.2	Mouse drivers and the mouse interface	1028
34.2.3	Programming the mouse	1030
34.2.4	The PS/2 mouse	1033
34.3	The joystick	1037
35	Universal serial bus	1038
35.1	Pins and signals	1039
35.2	Identification and data transfer	1041

36 Local networks	1043
36.1 Network topologies	1043
36.1.1 Bus topology	1043
36.1.2 Ring topology	1043
36.1.3 Star topology	1045
36.2 Access procedure	1046
36.2.1 CSMA/CD	1046
36.2.2 Token passing	1047
36.2.3 Token bus	1048
36.2.4 100BaseVG-Any-LAN	1049
36.2.5 Asynchronous transfer mode	1049
36.3 Ethernet	1049
36.3.1 Thick Ethernet	1050
36.3.2 Cheapernet or Thin Ethernet	1050
36.3.3 Ethernet with twisted-pair cable	1050
36.3.4 Fast Ethernet and Gigabit Ethernet	1051
36.4 Token Ring	1052
36.5 FDDI	1053
36.6 Repeater, hubs, switches, and gateways	1054
36.6.1 Repeaters	1054
36.6.2 Hubs	1054
36.6.3 Switches	1055
36.6.4 Bridges	1056
36.6.5 Routers	1056
36.6.6 Brouters	1057
36.6.7 Gateways	1057
37 Graphics adapters	1058
37.1 Displaying images on a monitor and the general structure of graphics adapters	1058
37.2 Screen display and graphics control chip	1061
37.2.1 The 6845 video controller	1062
37.2.2 Character generation in text mode	1065
37.2.3 Creating graphics and free graphics in graphics mode	1067
37.2.4 General points about the organization and structure of video RAM	1068
37.3 The main adapter types and their characteristics	1071
37.3.1 MDA: all very gray	1072
37.3.2 CGA: let there be color!	1073
37.3.3 Hercules: the non-standard standard	1074
37.3.4 EGA: more colors and a higher resolution	1075
37.3.5 VGA: the card of many colors	1079
37.3.6 VESA modes: high-resolution standards	1082
37.3.7 Windows accelerators	1084
37.3.8 TIGA	1086
37.4 How to access graphics adapters	1087
37.4.1 Access via the BIOS	1088
37.4.2 Graphics routines in standard BIOS	1089

37.4.3	EGA and VGA BIOS	1090
37.4.4	VESA BIOS	1095
37.4.5	Access to image memory	1096
37.5	A graphic accelerator: Trio64V	1107
37.5.1	Pins and signals	1107
37.5.2	Structure of a Trio64V+graphics card	1112
37.5.3	The streams processor	1114
Appendices		1117
A	ASCII and scan codes	1117
A.1	ASCII codes table	1117
A.2	Scan codes (US)	1120
A.3	Scan codes (UK)	1122
B	Interrupts and DMA	1124
B.1	Hardware interrupts	1124
B.2	Software interrupts	1125
B.3	DMA	1127
C	Accessing ports	1128
C.1	The printer port	1128
C.1.1	DOS functions	1128
C.1.2	BIOS functions	1129
C.1.3	Printer status byte	1130
C.2	The serial port	1130
C.2.1	DOS functions	1130
C.2.2	BIOS functions	1131
C.2.3	Transmit status	1134
C.2.4	Modem status	1134
C.2.5	Parameter byte	1134
C.2.6	Modem control register	1135
D	Access to keyboard and mouse	1136
D.1	The keyboard	1136
D.1.1	DOS functions	1136
D.1.2	BIOS interrupt INT 16h	1138
D.1.3	BIOS interrupt INT 15h	1140
D.1.4	First shift status byte	1141
D.1.5	Second shift status byte	1141
D.2	Mouse interrupt 33h	1142
D.2.1	Functions of INT 33h	1142
D.2.2	Button byte	1147

D.3	PS/2 Mouse Support via BIOS Interrupt INT 15h, Function c2h	1147
D.3.1	Subfunctions of INT 15h, Function c2h	1148
D.3.2	Status byte	1151
D.3.3	Mouse packet on the stack	1151
E The commands of the (E)IDE interface (ATA)		1152
E.1	Commands in detail	1154
F SCSI Commands		1169
F.1	Commands list	1169
F.2	Commands for disk drives	1173
F.2.1	6-byte commands	1173
F.2.2	10-byte commands	1186
F.2.3	Status keys	1197
F.2.4	Additional status codes	1197
F.3	SCSI commands for other device classes (tape drives to communications devices)	1200
F.3.1	Commands for tape drives (streamers, code 01)	1200
F.3.2	Commands for printers (code 02)	1201
F.3.3	Commands for processors (code 03)	1201
F.3.4	Commands for WORM (Write-once) drives (code 04)	1202
F.3.5	Commands for CD/DVD-ROM drives (code 05)	1203
F.3.6	Commands for scanners (code 06)	1205
F.3.7	Commands for optical memory (code 07)	1206
F.3.8	Commands for medium change devices (code 08)	1207
F.3.9	Commands for communications devices (code 09)	1208
F.4	ASPI programming interface	1209
F.4.1	ASPI functions	1209
F.4.2	SCSI request block	1209
F.4.3	ASPI functions	1210
G Glossary		1215
Index		1265