

Table of Contents

Preface	3
Table of Contents	4
List of Figures and Tables	7
1 Introduction	11
1.1 Types of computers	11
1.2 Computers of von Neumann concept	14
1.3 Instruction sets	16
1.4 Data types and formats	19
1.5 Programming the digital computer	21
2 Machine language	23
2.1 Intel 8086 internal registers	23
2.2 Reviewing the 8086 instruction types	27
2.3 Brief look at the assembler of the 8086	29
2.4 Detailed description of some selected 8086 instructions	31
2.4.1 Instructions for data transfer	31
2.4.2 Arithmetic instructions	35
2.4.3 Logical instructions	38
2.4.4 Instructions for shifts and rotations	39
2.4.5 Branch or jump instructions	40
2.4.6 Examples	51
2.5 Addressing modes of the 8086	52
2.6 System of interrupts in the 8086	58
2.6.1 Internal (or synchronous) interrupts	59
2.6.2 External (or asynchronous) interrupts	61
3 Logical circuits	64
3.1 Combinational circuits	64
3.1.1 Description of combinational circuits	65
3.1.2 Logical expression reduction	68
3.1.3 Combinational circuit implementation	69
3.1.4 Interconnection of logical circuit outputs	73
3.2 Sequential logical circuits	76
3.2.1 Finite automata description	77
3.2.2 Sequential logic circuit implementation	80
3.2.3 Types of sequential logical circuits	82
3.2.4 Inner structure of memory elements	83
3.3 Building elements of logical devices	85

4 Data Representations and Operations	88
4.1 Radix number systems for integers	88
4.2 Addition and binary addition	91
4.3 Subtraction and binary subtraction	94
4.4 Representations of negative numbers	96
4.4.1 Sign and magnitude representation	97
4.4.2 2's complement code	100
4.4.3 The add/subtract unit for both the unsigned and 2's complement	105
4.5 Using decimal	106
4.5.1 Decimal codes	106
4.5.2 Decimal addition	107
4.5.3 Decimal subtraction	110
4.5.4 Decimal negative numbers	111
4.6 Shifts and extensions	112
4.6.1 Shifts	112
4.6.2 Arithmetic shifts	114
4.6.3 Extensions	116
4.7 Multiplication	117
4.8 Radix number systems for rational numbers	119
4.9 Division	123
4.10 Floating-point	127
4.11 Alphanumeric codes	133
5 Memories	137
5.1 Classification of memories	137
5.2 Semiconductor memories	139
5.3 Magnetic disk memories	148
5.3.1 Recording data on a magnetic medium	149
5.3.2 Magnetic disks	150
5.4 Hierarchical memory system	156
5.5 Cache memories	157
5.6 Virtual memory system	161
5.6.1 Segmentation	162
5.6.2 Paging	163
6 Peripheral devices	165
6.1 Keyboard	165
6.2 Video monitor	165
6.3 Pointing devices	168
6.4 Optical input devices	169
6.5 Printers	169
7 Control and processing	172
7.1 Control unit	172
7.1.1 Instruction cycle	172
7.1.2 Control unit structure	174
7.1.3 Instruction and interrupt execution control	175
7.2 Design of controllers	179
7.2.1 Hard-wired controllers	181
7.2.2 Microprogrammed controllers	182

7.3 Pipelining and RISCs	184
--------------------------------	-----

8 Computer networks

8.1 Local area networks	187
8.1.1 Nondeterministic allocation	189
8.1.2 Deterministic allocation	191
8.1.3 Internetworking local area networks	194
8.2 Wide area networks	196
8.2.1 Routing packets in the network	197
8.2.2 Reliable frame transmission	198
8.3 Internet - net of nets	199

Bibliography

201

Index

202

List of Figures and Tables

Table 1.1	Decimal, binary and hexadecimal notations of the integers 0, 1, ..., 15	12
Figure 1.2	Representation of information	12
Figure 1.3	Comparison of analog and digital computation	13
Figure 1.4	Structure of the hybrid computer	13
Figure 1.5	Von Neumann structure of computer	14
Figure 1.6	Bus oriented computer	16
Figure 1.7	Bus oriented multiprocessor computer	17
Figure 1.8	Structure and function of three-address instruction	17
Figure 1.9	Structure and function of two-address instruction	18
Figure 1.10	Structure and function of one-address instruction	18
Figure 1.11	Address types	19
Figure 1.12	Two ways of mapping operands into memory bytes	21
Table 1.13	Machine and assembly language comparison	22
Figure 1.14	Memory linear organization	22
Table 2.1	Inner registers of the 8086	24
Table 2.2	Structure of the 8086's flag register	24
Figure 2.3	Use of segment registers in the 8086	26
Figure 2.4	Evaluating absolute address in the 8086	26
Figure 2.5	Illustration of PUSH and POP operations	33
Figure 2.6	Effects of shifts and rotations	40
Figure 2.7	Effect of conditional jumps	41
Figure 2.8	Effect of intersegment (or far) direct jump	45
Figure 2.9	Effects of the intrasegment indirect jumps:	46
Figure 2.10	Effects of the intersegment indirect jumps	46
Figure 2.11	Effect of the near call and the near return from the subroutine	50
Figure 2.12	Effect of the far call and the far return from the subroutine	50
Figure 2.13	Example of machine instruction using immediate addressing	53
Figure 2.14	Example of machine instruction using register addressing mode	54
Figure 2.15	Example of machine instruction using direct addressing mode	54
Figure 2.16	Example of machine instruction using register indirect addressing mode	55
Figure 2.17	Example of machine instruction using indexed addressing:	56
Figure 2.18	Example of machine instruction using based addressing mode	57
Figure 2.19	Example of machine instruction using indexed and based addressing mode	57
Figure 2.20	Program and interrupt service routine	58
Figure 2.21	Interrupt vector table of the 8086	59
Figure 2.22	Effects of instructions STI, CLI and IRET	60
Figure 2.23	Simplified instruction cycle of the 8086	61
Figure 2.24	Interconnecting the microprocessor 8086 and the interrupt controller 8259A	62
Figure 3.1	General logical circuit	64
Table 3.2	Truth tables of some selected logical functions	65
Table 3.3	Boolean algebra laws	66