

## CONTENTS:

**Tutorial - FAULT-TOLERANT COMPUTING**

Fault Tolerance and Testability of VLSI Systems .....	1
Grosspietsch,K.E., (Bonn, FRG)	
Implementation of Recovery Mechanism in Data Flow Machines .....	11
Tohma,Y., Kimura,K., Chinuki,M. (Tokyo,Japan)	
Design of Self-Checking and Fail-Safe Systems .....	22
Nicolaidis,M., Courtois,B. (Grenoble,France)	
Use of Built-in Evaluators .....	32
Hlawiczka,A. (Gliwice, Poland)	
Functional Level Test Set Generation Methods .....	46
Ubar,R. (Tallinn, USSR)	

**Session 1a - DESIGN AND ARCHITECTURE OF FAULT-TOLERANT SYSTEMS**

A Recursive Model for Analyzing Fault Tolerance in Manufacturing Systems .....	56
Adlemo,A.,Andreasson,S.A.,Andreasson,T.,Carlson,C., Dahlberg,A.,Lindberg,G. (Göteborg,Sweden)	
Fault Tolerance of Multimodular Systems through Scrambling (Russian) .....	62
Samofalov,K.G.,Viktorov,O.V.,Choang Van Ki (Kijev,USSR)	
Fault-Tolerant Real-Time Distributed Control System .....	67
Nachev,G.,Lazarov,V.,Lakov,D. (Sofia,Bulgaria)	
Modulo Graphs as Reconfigurable Multiple Fault Tolerant Networks .....	73
Tyszer,J. (Poznan,Poland)	
Instruction Retry in Microprocessors - see late papers Shagajev,I.V.,Stepanjanc,A.S. (Moscow,USSR)	

**Session 1b - TEST GENERATION AND VERIFICATION**

Functional Fault Models Inferred from Structural Faults for Sequential Circuits .....	77
Anglada,R.,Rubio,A. (Barcelona,Spain)	
Methodology of Stuck-Open Coverage Evaluation for VLSI Circuits ..	83
Anglada,R.,Rojo,I.,Rubio,A. (Barcelona,Spain)	
Switch Level Automatic Test Pattern Generation with 9V-Algorithm..	90
El Maldi,E.,Landrault,C.,Pravossoudovitch,S. (Montpellier,France)	

Automatic Extraction and Modelling of Layout Dependent Faults .....	96
Renovell, M., Elleuch, A., Lassele J., Cambon, G. (Montpellier, France)	
Multivalued Simulation on Alternative Graph Model of Digital Devices .....	101
(Voolaine, A., Ubar, R. (Tallin, USSR)	
Automatic Test Generation for PLA (Russian) .....	105
Zhintelis, G., Kalvyalis, B., Macyulavichyus, S. (Kaunas, USSR)	
Methods of Diagnostic Information Optimization (Russian) .....	109
Speranski, D.V., Shatokhina, N.K. (Donetsk, USSR)	
 <b>Session 2a - RELIABILITY MODELLING AND EVALUATION</b>	
Distribution of Operational Times in Fault-Tolerant Systems Modelled by Semi-Markov Processes.....	111
Rubino, G., Sericola, B. (Rennes, France)	
Hierarchical Reliability Models (Czech) .....	117
Markl, J. (Ostrava, Czechoslovakia)	
Markov Reliability Model Generation Based on Components Behavior Description .....	122
Racek, S., Šmrha, P. (Plzeň, Czechoslovakia)	
Calculation of Stationary Reliability Characteristics of Multistate Monotone Systems .....	126
Korczak, E. (Warszaw, Poland)	
Logic Methods for Reliability Evaluation (Russian) .....	130
Levin, V.I. (Penza, USSR)	
VLSI Multiprocessor Reliability: Influence of Yield.....	136
Bruguera, J.D., Barro, S., Zapata, E.L. (Santiago de Compostela, Spain)	
Optimal Checkpointing in a Real-Time Producer-Consumer Environment .....	142
Ciciani, B., Cantone, G. (Roma, Naples, Italy)	
Availability of Three- and Four-Stages Hierarchical Tree- Structured Networks .....	150
Kóczy, L.T., Pham Tu Binh (Budapest, Hungary)	
Reliability and Availability Evaluation of Replicated Data in Distributed Systems .....	156
Popstojanova-Goseva, K., Davcev, D. (Skopje, Yugoslavia)	

## Session 2b - SELF-CHECKING CIRCUITS

An Easily Testable Cellular Array Implementation of Symmetric Functions - see late papers  
Gaitanis, N. (Athens, Greece)

Design of Self-Testing Embedded Parity Checkers Using Two Input XOR Gates ..... 158  
Nikolos, D. (Athens, Greece)

Efficient Design of TSC Checkers for 1-out-of-n Codes in MOS Transistor Implementation ..... 163  
Laskaris, G.B., Haniotakis, T.N., Paschalis, A.M., Nikolos, D. (Athens, Greece)

Design and Evaluation of Concurrent Error Detection in DMR Structures ..... 169  
Sosnowski, J. (Warszaw, Poland)

Design of Self-Checking Prediction Checkers with General Error Model ..... 175  
Anglada, R., Figueras, J., Rubio, A. (Barcelona, Spain)

Design and Implementation of Fault-Tolerant Arithmetic Logic Unit ..... 181  
Grabienki, P., Moraga, C. (Dortmund, FGR)

## Session 3a - BUILT IN SELF-TEST EQUIPMENT

Test Sequence Generation for Built-in Self Test of CMOS Circuits .. 186  
Darlay, F., Courtois, B. (Grenoble, France)

A BIST Technique for VLSI Data Paths ..... 193  
Kalinowski, J. (Warszaw, Poland)

Estimating Test Pattern Generation Efficiency in Circular Self-Test Path Based Designs ..... 199  
Krasniewski, A., Pilarski, S. (Warszaw, Poland)

Built-In Self-Testing Using Concurrent Fault Diagnosis - see late papers  
Sogomonyan, E.S. (Moscow, USSR)

Pseudorandom Test Pattern Generation for Circuits with LSSD ..... 205  
Novák, O. (Prague, Czechoslovakia)

Self-Testing VLSI Test Generator Construction ..... 211  
Melikhov, A.N., Rodzin, S.I. (Taganrog, USSR)

About the Testability of Digital Circuits Using Pseudorandom Test Sets (Russian) ..... 217  
Romankevich, A.M. Groll, V.V. (Kiev, USSR)

The System for Testing and Diagnosis of Microcomputers ..... 219  
Krysztofiak, P. (Poznan, Poland)

A Branch Decomposition Approach for Diagnosis of Electronic Circuits 223  
Gadzheva, E., Gadzhev, N., Raykovska, L. (Sofia, Bulgaria)

## Session 3b - FAULT TOLERANT SOFTWARE AND APPLICATIONS

A Kernel for Fault Tolerant Layered Applications .....	229
Ancona,M.,Armani,C.,Chiozzi,A.,Clematis,A., Dodero,G.,Giariuzzi,V. (Genova,Italy)	
Formal Approach to the Design and Verification of System Software for Multimicrocomputer Systems .....	235
Avreski,D.R.,Boyadjiev, (Sofia,Bulgaria)	
Forward Error Recovery Using Occam .....	241
Tyrrel,A.M.,Carpenter,G.F. (Coventry, Birmingham, United Kingdom)	
Ordering of Events in Concurrent Systems .....	247
Djambazov,K.B., Panayotov,S.D. (Sofia,Bulgaria)	
Fault Tolerant Characteristic of the RDCP Language .....	253
Ciciani,B.,Cioffi,G. (Roma, Italy)	
The Design of Fault-Tolerant Distributed Software Using a Concurrent Language .....	260
Spezzano,G.,Talia,D. (Rende,Italy)	
Language Constructs for Real Time Exception Handling .....	266
Kirilov,E. (Sofia,Bulgaria)	
Proving Invariance Properties of Protocols .....	271
Barczynski,J. (Wroczlaw,Poland)	

## Session 4a - SYSTEM-LEVEL DIAGNOSTICS

Initial Diagnosis of a Toroidal Network .....	277
Novak,F. (Ljubljana, Yugoslavia)	
On Characterization of System with Sequential Fault Occurrence and Reconfiguration .....	282
Somani,A.K. (Seattle,USA)	
The Dynamic Comparison Approach to Multicomputer Fault Diagnosis ....	288
Krawczyk,H. (Gdansk,Poland)	

## Session 4b - DESIGN FOR TESTABILITY

A Structured Approach to Designing Digital Sequential Circuits for Testability .....	295
Gupta,I.S. (Kharagpur, India)	
XNAND - Gates: Design for Testability .....	303
Coy,W. (Bremen,FRG)	
Testable Design of Two-Dimensional Systolic Arrays .....	309
Caisl,P. (Prague,Czechoslovakia)	

**Session 5 - CODING FOR ERROR DETECTION AND CORRECTION**

An Application of Error Detecting Codes to Protect Digital Filtering Operations x) Zagar, B.G. (Graz, Austria)	
An Enhanced Method for Error Correction in RAMs which Use Product Codes ..... Catuneanu, V.M., Marcu, G. (Bucharest, Romania)	313
The Control and Error Processing Procedure in a Group of Parallel Working Memory Modules (Russian) ..... Pishtalova, S., Popov, V. (Sofia, Bulgaria)	317
A Cross Parity Error Correcting Code for a 9-Track Magnetic Tape System ..... Stoian, R., Radescu, R. (Bucharest, Romania)	322
Error Detection and Correction on the Bases of Nonredundant Methods ..... Kharatishvili, N. (Tbilisi, SSSR)	324

**Session 6 - USE OF ARTIFICIAL INTELLIGENCE IN DIAGNOSTICS**

Diagnosis of Digital Systems Using Artificial Intelligence Methods ... Kokeš, J., Valášek, M. (Prague, Czechoslovakia)	326
Expert Systems as an Integrated Part of Fault-Tolerant Computing Systems ..... Just, J.R., Eberbach, E., Koczkodaj, W.K. (Warsaw, Poland; London United Kingdom; Sudbury, Canada)	332
Diagnostic Equipment of the NURIS-BOS System (Czech) ..... Kučera, P. (Prague, Czechoslovakia)	341
An Adaptive Computer Diagnostic System Using a Knowledge Base (Russian) ..... Popova, L., Goranov, D. (Sofia, Bulgaria)	343

**POSTER SESSION**

Bus Design for the Fault-Tolerant Multiprocessor System Frame *) Ahrens, R., Krutshinna, U., Kucharzyk, U., Püttschler, U. (Berlin, GDR)	
Boundary-Scan Register as a Self-Testing Path *) Badura, D. (Sosnowiec, Poland)	
About a Comparable Characteristic of Signature Analyzer (Russian)..... Barashko, A.S. (Donetsk, USSR)	345
The Reducing of Software Fault Probability (Russian)..... Bermann, H.B., Stiefel, B. (Mittweida, GDR)	345

Remote Diagnostic System for 32-Bit Superminicomputers (Russian) .....	346
Tsiulin, P.I., Shapovalova, T.A., Karpatscheva, N.V., Rodionov, V.V. (Moscow, USSR)	
Effect of Faults on the Job Completion Time of a Gracefully Degrading Computer System .....	347
Constantinescu, C. (Bucharest, Romania)	
Signal Forming and Analyzing for a Compact Testing System - see late papers Demidenko, S. (Minsk, USSR)	
A Method for Program Execution of Some Microdiagnostic Functions .....	348
Dimitrov, K.T. (Sofia, Bulgaria)	
Software Test Methods: A Challenge for Functional Test of Hardware *) Hümmer, H.D. (Duisburg, FRG)	
Signature Testability Investigation of Digital Systems (Russian) .....	349
Jarmolik, V.N. (Minsk, USSR)	
How Does the Feedback Structure Influence on the Reliability of N-Channel Signature Analyzer BILBO (Russian) .....	350
Jarmolik, V.N., Kachan, I.V., (Minsk, USSR)	
A Method for Analytic Determination of Signatures of Self-Testing VLSI Circuits with LSSD Structure .....	351
An Integrated Testing Technology for Biomedical Equipment .....	352
Jobbágy, A., Hunyady, I., Koczkás, L. (Budapest, Hungary)	
Fault Handling Techniques in the FAUST Functional Level Concurrent Fault Simulator .....	353
Koczkás, L. (Budapest, Hungary)	
A Dependability Analysis of N-Channel Cyclic Register (Russian) .....	354
Levin, E.M. (Minsk, USSR)	
Application of Fault-Tolerant Software in the Power Industry .....	355
Lewoc, J.B., Nawojski, J., Tomczyk, A. (Wroclaw, Poland)	
How to Increase the Effectiveness of Digital System Testing by Application of Nonlinear Compression Techniques .....	356
Mitas, A. (Gliwice, Poland)	
Exceptional Situations Mechanism for Interaction Environment .....	357
Pakshatas, A. (Vilnius, USSR)	
Data Path beyond the Boundary Scan *) Piecha, J. (Sosnowiec, Poland)	
The Efficiency of Control Errors Self-Detection in Signature Analysis..	358
Piotrowski, J. (Poznan, Poland)	
Walsh Functions in the Analysis of Sequential Digital Systems *) Porwik, P. (Sosnowiec, Poland)	

Design of Fault-Tolerant Computer Systems Using Graded Components .....	359
Sanyal,S. (Bombay,India)	
Unified System of Multi-Valued Alphabets for Modelling and Generation of Test for Digital Devices (Russian) .....	360
Skobtsov,Y.A. (Donetsk,USSR)	
OPART: a Functional Description Language for Test Generation .....	361
Sziray,J.,Nagy,Z. (Budapest,Hungary)	
 LATE PAPERS:	
Instruction Retry in Microprocessors .....	362
Shagajev,I.V.,Stepanjanc,A.S. (Moscow,USSR)	
An Easily Testable Cellular Array Implementation of Symmetric Functions .....	368
Gaitanis,N. (Athens, Greece)	
Built-In Self-Testing Using Concurrent Fault Diagnosis Sogomonyan,E.S. (Moscow, USSR) .....	373
Signal Forming and Analyzing for a Compact Testing System Demidenko,S. (Minsk,USSR) .....	382

x) Not available for print