

CONTENTS

Opening Session: Inter-Universities Co-operation

Edward Hryniewicz, (IE, STU Gliwice, Poland): History and Aims of PDS'96 Conference	9
Tomáš Čermák, (VŠB-TU Ostrava, Czech Republic): Inter-Universities Co-operation	10
Jan Chojcan, (STU Gliwice, Poland): New Trends in Electronics	12

Session A Industrial Programmable Controllers

Daniel Kaminský, (Dept. of Measurement, FEI, VŠB-TU Ostrava, Czech Republic): Multitasking and Data Acquisition Applications within G Programming Language	17
Edward Hryniewicz, Mirosław Chmiel, Andrzej Nowara (IE, STU Gliwice, Poland): Remote I/O Groups Applied in PLCs	25
Wojciech Dinges, Tomasz Ochman-Milarski, Piotr Staniek (ABB, Katowice, Poland): The Application of CANBUS (Controlled Area Network Bus) System in Safety and High Reliable Railway Systems	33
Kazimierz Pasek, Stanisław Światalski (IAC, STU, Gliwice, Poland): Features of SIPART PS the Intelligent Electropneumatic Positioner	39

Session B1 Field Programmable Logic - Design Means

Mariusz Rawski, Mirosława Nowicka, Paweł Tomaszewicz, Tadeusz Łuba (IT, WTU, Warszawa, Poland): Decomposition-based Logic Synthesis and its Application in FPGA-oriented Technology Mapping	47
Ondřej Novák (Technical University Liberec, Czech Republic): Pseudoexhaustive Test Set Generators for FPGAs	55
Edward Hryniewicz (IE, STU Gliwice, Poland): Logic Functions Set Minimization by Reducing of a Boolean Space Occupied by the Generated Implicants	62
Krzysztof Pucher (IE, STU Gliwice, Poland): Improved Term Partition Efficiency in the Implementation of a Single Function in PAL Structures	69
Stefan Kołodziński (Pratt & Whitney Kalisz, Kalisz, Poland): Spectral Methods for Synthesis of Logical Functions Realised in PLD Structures	76
Dariusz Kania (IE, STU Gliwice, Poland): Complex Decomposition of Multiple-Output Functions	86

Session B2: **Field Programmable Logic - Applications**

Jerzy Kędziera^{A1}, Ryszard Winiarczyk^{A1}, Mieczysław Karaczyn^{B1} (ITACS, SCS, Gliwice, Poland):
Notes on Redesigning the FPGA-Based Image Board to the XILINX 4000 Chips Family 95

Tomasz Garbolino, Adam Kristof (IE, STU Gliwice, Poland):
ICs' Output Cells Modification for Interconnections Testing Purpose 101

Bohumil Petrželka (VA Brno, Czech Republik):
Programmable Circuits isp - HW Support 108

Session C: **Microprocessor Systems and Single-chip Microcomputers**

Andrzej Hławiczka (IE, STU Gliwice, Poland):
A Hamming Code-Preserving Signature Analyzer Checker for Memory with 8-bits Data Words 119

Vilém Srovnal, Hana Soušková (FEI, VŠB-TU Ostrava, Czech Republic):
Software Development for Real-Time Systems with One-board Microcontrollers 127

Sergey Y. Yunish, Nikolay V. Kirianaki (State Univ. Lvov Polytechnic, Ukraine):
Single-chip Microcontrollers in Industrial Measuring Systems 133

Krzysztof Taborek (IE, STU Gliwice, Poland):
An Arbitration Circuit with Maskable Priorities for Multiprocessor System 141

Zbygniew Rymarski^{A1}, Lechoslaw Hanak^{B1}, Krzysztof Świątnicki^{B1}, Paweł Wiechula^{B1}
(^{A1}IE, STU Gliwice, Poland, ^{B1}ZPWSAI, Katowice, Poland):
Microcontroller Systems in the Railway Crossing Signalling 147

František Dohnal, Vladimír Řeřucha (Dept. of TCMR, Military Academy in Brno, Czech Republic):
The Control System of Gyroscope Stabilized Platform Based on MC68332 Microprocessor 154

Session D: **Discrete Signal Processing**

Jarmil Štursa, Václav F. Kroupa (Institute of R&E, CAS, Prague, Czech Republic):
Direct Digital Frequency Synthesis - Sine Wave Generation with Lookup Table Decomposition 161

Jan Židek (Dept. of Measurement, FEI, VŠB-TU Ostrava, Czech Republic):
Virtual Flickermeter 168

Maciej Nowiński (IE, STU Gliwice, Poland):
New Architectures of Integrating Analog-to-Digital Converters 176

Jacek Izydorczyk (IE, STU Gliwice, Poland):
Hilbert Transform Used for Speech Analysis Enhancement 185

Miloslav Košek (Dept. of Electrical Engng. Technical Univ. Liberec, Czech Republic):
SW Oriented FFT - Effective Tool for Special Image Operations 191

Libor Gajdošík (Dept. of E&T, FEI, VŠB-TU Ostrava, Czech Republic):
Error Evaluation at DFT Data Processing 197

Miroslav Hrianka, Marián Samaš (Dept. of Electronics and E-technology UTC Žilina, Slovakia):
Diagnostics and Analysis of Surface Mount Technology by Image Analysis 200

Session E: **Telecommunication**

Grzegorz Plonka (IE, STU Gliwice, Poland): <i>Run Length Limited Convolutional Codes</i>	209
Karel Vlček (Dept. of E&T, FEI, VŠB-TU Ostrava, Czech Republic): <i>ATM Error Control by Convolutional Codes</i>	216
Nikolay V. Kirianaki, Sergey Y. Yurish (State Univ. Lvov Polytechnic, Ukraine): <i>Intelligent Adaptive Systems of Telemetry</i>	224
Zbyněk Kocián (Dept. of E&T, FEI, VŠB-TU Ostrava, Czech Republic): <i>VHDL Model of Cyclic Code Programmable Encoder/Decoder</i>	232
Tomáš Dubinský (Dept. of E&T, FEI, VŠB-TU Ostrava, Czech Republic): <i>The Meggit Decoder for Hamming/BCH Codes</i>	239
Marek Šimčák (Dept. of Microelectronics, FEI, Technical University of Brno, Czech Republic): <i>VHDL Model of Huffman Decoder</i>	246

Session F: **Posters**

Jaromír Kolouch (ÚREL, FEI, VUT Brno): <i>The ispGAL and ispLSI Programmable Logic Devices Used in the Laboratory Exercises</i> ..	255
Karel Vlček (Dept. of E&T, FEI, VŠB-TU Ostrava, Czech Republic): <i>Testing of PLD Structures by Boundary-Scan Architecture</i>	258
Jozef Čuntala, Ľub. Prášil, Ivan Bellan, Dagmar Hogová (Univ. of Transp. and Comm. Žilina, Slovakia): <i>The Training Machine for Development of XILINX Gate Arrays Applications</i>	266
Vitaly Medvedkov, Galina Suvorova (Novosibirsk State Tech. Univ., Russia): <i>Fuzzy Logic Base PID Algorithm</i>	270
Jaroslav Zdrálek (Dept. of E&T, FEI, VŠB-TU Ostrava, Czech Republic): <i>Experience of lesson PLD</i>	274