

# CONTENTS

## Opening Session: Inter-Universities Co-operation

Edward Hrynkiewicz, (IE, STU Gliwice, Poland): <b>History and Aims of PDS'96 Conference</b> .....	9
Tomáš Čermák, (VŠB-TU Ostrava, Czech Republic): <b>Inter-Universities Co-operation</b> .....	10
Jan Chojcan, (STU Gliwice, Poland): <b>New Trends in Electronics</b> .....	12

## Session A Industrial Programmable Controllers

Daniel Kaminský, (Dept. of Measurement, FEI, VŠB-TU Ostrava, Czech Republic): <b>Multitasking and Data Acquisition Applications within G Programming Language</b> ....	17
Edward Hrynkiewicz, Mirosław Chmiel, Andrzej Nowara (IE, STU Gliwice, Poland): <b>Remote I/O Groups Applied in PLCs</b> .....	25
Wojciech Dinges, Tomasz Ochman-Milarski, Piotr Staniek (ABB, Katowice, Poland): <b>The Application of CANBUS (Controlled Area Network Bus) System in Safety and High Reliable Railway Systems</b> .....	33
Kazimierz Pasek, Stanisław Światalski (IAC, STU, Gliwice, Poland): <b>Features of SIPART PS the Intelligent Electropneumatic Positioner</b> .....	39

## Session B1 Field Programmable Logic - Design Means

Mariusz Rawski, Mirosława Nowicka, Paweł Tomaszewicz, Tadeusz Łuba (IT, WTU, Warszawa, Poland): <b>Decomposition-based Logic Synthesis and its Application in FPGA-oriented Technology Mapping</b> .....	47
Ondřej Novák (Technical University Liberec, Czech Republic): <b>Pseudoexhaustive Test Set Generators for FPGAs</b> .....	55
Edward Hrynkiewicz (IE, STU Gliwice, Poland): <b>Logic Functions Set Minimization by Reducing of a Boolean Space Occupied by the Generated Implicants</b> .....	62
Krzysztof Pucher (IE, STU Gliwice, Poland): <b>Improved Term Partition Efficiency in the Implementation of a Single Function in PAL Structures</b> .....	69
Stefan Kołodziński (Pratt & Whitney Kalisz, Kalisz, Poland): <b>Spectral Methods for Synthesis of Logical Functions Realised in PLD Structures</b> .....	76
Dariusz Kania (IE, STU Gliwice, Poland): <b>Complex Decomposition of Multiple-Output Functions</b> .....	86

Session B2: **Field Programmable Logic - Applications**

Jerzy Kędziera<sup>A1</sup>, Ryszard Winiarczyk<sup>A1</sup>, Mieczysław Karaczyn<sup>B1</sup> (<sup>A1</sup>ITACS, <sup>B1</sup>SCS, Gliwice, Poland):  
**Notes on Redesigning the FPGA-Based Image Board to the XILINX 4000 Chips Family 95**

Tomasz Garbolino, Adam Kristof (IE, STU Gliwice, Poland):  
**ICs' Output Cells Modification for Interconnections Testing Purpose ..... 101**

Bohumil Petrželka (VA Brno, Czech Republik):  
**Programmable Circuits isp - HW Support ..... 108**

Session C: **Microprocessor Systems and Single-chip Microcomputers**

Andrzej Hławiczka (IE, STU Gliwice, Poland):  
**A Hamming Code-Preserving Signature Analyzer Checker for Memory with 8-bits Data Words ..... 119**

Vilém Srovnal, Hana Soušková (FEI, VŠB-TU Ostrava, Czech Republic):  
**Software Development for Real-Time Systems with One-board Microcontrollers ..... 127**

Sergey Y. Yurish, Nikolay V. Kirianaki (State Univ. Lvov Polytechnic, Ukraine):  
**Single-chip Microcontrollers in Industrial Measuring Systems ..... 133**

Krzysztof Taborek (IE, STU Gliwice, Poland):  
**An Arbitration Circuit with Maskable Priorities for Multiprocessor System ..... 141**

Zbygniew Rymarski<sup>A1</sup>, Lechoslaw Hanak<sup>B1</sup>, Krzysztof Świątnicki<sup>B1</sup>, Paweł Wiechula<sup>B1</sup>  
(<sup>A1</sup>IE, STU Gliwice, Poland, <sup>B1</sup>ZPWSAI, Katowice, Poland):  
**Microcontroller Systems in the Railway Crossing Signalling ..... 147**

František Dohnal, Vladimír Řeřucha (Dept. of TCMR, Military Academy in Brno, Czech Republic):  
**The Control System of Gyroscope Stabilized Platform Based on MC68332 Microprocessor ..... 154**

Session D: **Discrete Signal Processing**

Jarmil Štursa, Václav F. Kroupa (Institute of R&E, CAS, Prague, Czech Republic):  
**Direct Digital Frequency Synthesis - Sine Wave Generation with Lookup Table Decomposition ..... 161**

Jan Židek (Dept. of Measurement, FEI, VŠB-TU Ostrava, Czech Republic):  
**Virtual Flickermeter ..... 168**

Maciej Nowiński (IE, STU Gliwice, Poland):  
**New Architectures of Integrating Analog-to-Digital Converters ..... 176**

Jacek Izydorczyk (IE, STU Gliwice, Poland):  
**Hilbert Transform Used for Speech Analysis Enhancement ..... 185**

Miloslav Košek (Dept. of Electrical Engng. Technical Univ. Liberec, Czech Republic):  
**SW Oriented FFT - Effective Tool for Special Image Operations ..... 191**

Libor Gajdošík (Dept. of E&T, FEI, VŠB-TU Ostrava, Czech Republic):  
**Error Evaluation at DFT Data Processing ..... 197**

Miroslav Hrianka, Marián Samaš (Dept. of Electronics and E-technology UTC Žilina, Slovakia):  
**Diagnostics and Analysis of Surface Mount Technology by Image Analysis ..... 200**

Session E: **Telecommunication**

Grzegorz Plonka (IE, STU Gliwice, Poland): <b>Run Length Limited Convolutional Codes</b> .....	209
Karel Viček (Dept. of E&T, FEI, VŠB-TU Ostrava, Czech Republic): <b>ATM Error Control by Convolutional Codes</b> .....	216
Nikolay V. Kirianaki, Sergey Y. Yurish (State Univ. Lvov Polytechnic, Ukraine): <b>Intelligent Adaptive Systems of Telemetry</b> .....	224
Zbyněk Kocián (Dept. of E&T, FEI, VŠB-TU Ostrava, Czech Republic): <b>VHDL Model of Cyclic Code Programmable Encoder/Decoder</b> .....	232
Tomáš Dubinský (Dept. of E&T, FEI, VŠB-TU Ostrava, Czech Republic): <b>The Meggit Decoder for Hamming/BCH Codes</b> .....	239
Marek Šimčák (Dept. of Microelectronics, FEI, Technical University of Brno, Czech Republic): <b>VHDL Model of Huffman Decoder</b> .....	246

Session F: **Posters**

Jaromír Kolouch (ÚREL, FEI, VUT Brno): <b>The ispGAL and ispLSI Programmable Logic Devices Used in the Laboratory Exercises</b> .....	255
Karel Viček (Dept. of E&T, FEI, VŠB-TU Ostrava, Czech Republic): <b>Testing of PLD Structures by Boundary-Scan Architecture</b> .....	258
Jozef Čuntala, Ľub. Prášil, Ivan Bellan, Dagmar Hogová (Univ. of Transp. and Comm. Žilina, Slovakia): <b>The Training Machine for Development of XILINX Gate Arrays Applications</b> .....	266
Vitaly Medvedkov, Galina Suvorova (Novosibirsk State Tech. Univ., Russia): <b>Fuzzy Logic Base PID Algorithm</b> .....	270
Jaroslav Zdrálek (Dept. of E&T, FEI, VŠB-TU Ostrava, Czech Republic): <b>Experience of lesson PLD</b> .....	274